Express Mail Label EV 099149623 US

PATENT

UNKNOWN

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: YONGSAM MOON ET AL. EXAMINER: UNKNOWN

APPLICATION NO.: TO BE ASSIGNED

HEREWITH ART UNIT: UNKNOWN

CONF. NO:

FOR: WIDE RANGE MULTI-PHASE DELAY-

LOCKED LOOP

Information Disclosure Statement Within Three Months of Application Filing or Before First Action – 37 C.F.R. § 1.97(b)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

FILED:

1. Timing of Submission

This information disclosure is being filed within three months of the filing date of this application or date of entry into the national stage of an international application or before the mailing date of a first Office action on the merits, whichever occurs last [37 C.F.R. § 1.97(b)]. The references listed on the enclosed Form PTO-1449 (modified) may be material to the examination of this application; the Examiner is requested to make them of record in the application.

2. <u>Cited Information</u>

\boxtimes	Copies of the following references are enclosed:						
		All cited references listed on PTO 1449 Form enclosed References marked by asterisks The following:					
	Copie No.	s of the following references can be found in parent U.S. Application :					
		All cited references References marked by asterisks The following:					

		filed after 30 June 2003 and no copies of U.S.d applications are enclosed (See Notice of Deputy on 11 July 2003).					
	The following references are not in English. For each such reference, the undersigned has enclosed (i) a translation of the reference; (ii) a copy of a communication from a foreign patent office or International Searching Authority citing the reference, (iii) a copy of a reference which appears to be an English-language counterpart, or (iv) an English-language abstract for the reference prepared by a third party. Applicant has not verified that the translation, English-language counterpart or third-party abstract is an accurate representation of the teachings of the non-English reference, though, and reserves the right to demonstrate otherwise.						
	☐ All cited referer☐ References ma☐ The following:	nces irked by ampersands					
Effec	t of Information Disclos	ure Statement (37 C.F.R. § 1.97(h))					
that: exam resul cited appli art to	(i) a search has been nination of this applicats and the like reported information is, or is contained that the contains	Statement is not to be construed as a representation in made; (ii) additional information material to the tion does not exist; (iii) the information, protocols, by third parties are accurate or enabling; or (iv) the insidered to be, material to patentability. In addition, it any enclosed item of information constitutes prior and specifically reserves the right to demonstrate that or art.					
Fee I	^D ayment						
		cause this Information Disclosure Statement is being of the first Office Action.					
⊠	• •	mits that no fee is due in light of the following C.F.R. § 1.97(e) (check only one):					
	states that eac	with 37 C.F.R. § 1.97(e)(1), the undersigned hereby hitem of information submitted herewith was cited in ion from a foreign patent office in a counterpartion not more than three months prior to the filing of or					
	states that no i communication	with 37 C.F.R. § 1.97(e)(2), the undersigned hereby tem of information submitted herewith was cited in a from a foreign patent office in a counterpart foreign, to the knowledge of the person signing the					

3.

4.

certification after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c), more than three months prior to the filing of this statement.

However, should the Commissioner determine that fees are due in order for this Information Disclosure Statement to be considered, the Commissioner is hereby authorized to charge such fees to Deposit Account No. 50-2207.

5. Patent Term Adjustment (37 C.F.R. § 1.704(d))

The undersigned states that each item of information submitted herewith was cited in a communication from a foreign patent office in a counterpart application and that this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this statement. 37 C.F.R. § 1.704(d).

Respectfully submitted, Perkins Coie LLP

Date: November $\frac{25}{2003}$, 2003

Johathan P. Kudla Registration No. 47,724

Correspondence Address:

Customer No. 22918
Perkins Coie LLP
P.O. Box 2168
Menlo Park, California 94026
(650) 838-4300
Customer No. 25096
Perkins Coie LLP
P.O. Box 1247
Seattle, Washington 98111-1247
(206) 359-8000

INFORMATION DISCLOSURE **STATEMENT BY APPLICANT**

Form PTO-1449 (Modified)

of

2

Attorney Docket No.

COMPLETE IF KNOWN						
Application Number To be assigned						
Express Mail Label No.:	EV 099149623 US					
Filing Date	Herewith					
First Named Inventor	Yongsam Moon et al.					

59472-8086.US04

(Use several sheets if necessary)

Sheet

F			·			U.S. PATENT DOCUMENTS			
Examiner Initials*	Cit			S. Patent or Application Kind Code Name of Patentee		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Line Where Relevant Passage Relevant Figures Appe	s or
	,-·			·	FC	REIGN PATENT DOCUMENTS	1 . 5	·	·
Examiner Initials*	Cite No.	Offi	Foreign Patent of Communication Communicatio	Kir	tion d Code known	•	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т
					+				
[<u></u>	L	OTH	D DDI	DR AI	T-NON PATENT LITERATURE D	OCUMENTS		<u></u>
Examiner Initials*	Cite No.		OTHER PRIOR ART-NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city and/or country where published.						
	A	Tim	Lee, C. Yoo, W. Kim, S. Chai, and W. Song, "A 622Mb/s CMOS Clock Recovery PLL with Time-Interleaved Phas Detector Array," in <i>IEEE ISSCC Dig. Tech. Papers</i> , Feb. 1996, pp. 198-199.						
or	В	Ov	Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, "A 1.0625 Gbps Transceiver with 2x- Oversampling and Transmit Signal Pre-Emphasis," in <i>IEEE ISSC Dig. Tech. Papers</i> , Feb. 1997, pp. 238-239.						
<i>∞</i> ~	С	Jitt	R. Gu, J. M. Tran, HC. Lin, AL. Yee, and M. Izzard, "A 0.5 – 3.5Gb/s Low-Power Low- Jitter Serial Data CMOS Transceiver," in <i>IEEE ISSCC Dig. Tech. Papers</i> , Feb. 1999, pp. 352-353.						
Or	D	CM	T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," <i>IEEE J. Solid-State Circuits</i> , Vol. 29 (12/1994), pp. 1491-1496.						
7m	E		•	-		la, and Z Bikowsky, "Multifreque Circuits, Vol. 29, No. 1 (1/1994)	-	er Delay-Locked	

EXAMINER		DATE CONSIDERED						
ma	ζ	5/6/4						
*EXAMINER: in	itial if reference considered, whether or not criteria is in confor	rmance with MPEP 609. Draw line through citation if not in conformance and not						
considered. Include copy of this form with next communication to application(s).								

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Form PTO-1449 (Modified) (Use several sheets if necessary)

COMPLETE IF KNOWN						
Application Number	To be assigned					
Express Mail Label No.:	EV 099149623 US					
Filing Date	Herewith					
First Named Inventor	Yongsam Moon et al.					

Sheet	2	of	2	Attorney Docket No.	59472-8086.US04	

•					ι	J.S. PATENT DOCUMENTS			
Examiner Initials*	Cit	e	S. Patent or A	pplication Kind Co		Name of Patentee or Inventor of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Line Where Relevant Passage Relevant Figures Appe	es or
									
					F05	DEIGN DATENT DOCUMENTO			
Examiner	Cite No.	Fore	eign Patent or	Kind		Name of Patentee or Applicant of Cited Document	Date of Publication or Filing Date of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т
						T-NON PATENT LITERATURE D			
Examiner Initials*	Cite No.	(6				in CAPITAL LETTERS), title of the article symposium, catalog, etc.), date, page(s), and/or country where published.			τ .
Lu	F	S. Sidiropoulos, and M. A. Horowitz, "A Semi-Digital Dual Delay-Locked Loop," <i>IEEE J. Solid-State Circuits</i> , Vol. 32, No. 11, (11/1997), pp. 1683-1692.							
∞	G	Locke	Y. Moon, J. Choi, K. Lee, DK. Jeong, and MK Kim, "An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance," <i>IEEE J. Solid-State circuits</i> , Vol. 35, (3/2000), pp. 377-384.						
din.	Н	lan A. Young, J. K. Greason, and K. L. Wong, "A PLL Clock generator with 5 to 100 MHz of Lock Range for Microprocessors", <i>IEEE Journal of Solid-State Circuits</i> , Vol. SC-27, (11/1992), pp. 1599-1607.							

EXAMINER	DATE CONSIDERED					
MIS	5/6/4					
*EXAMINER: Initial if reference considered, whether or not criteria is in confor	mance with MPEP 609. Draw line through citation if not in conformance and not					
considered. Include copy of this form with next communication to application(s).						